A hardware architecture is presented of a waveletbased multiple line addressing driving scheme forpassive matrix displays using the FPGA (FieldProgrammable Gate Arrays), which will be integratedin the scalable video coding architecture[1]. Theincoming compressed video data stream will thendirectly be transformed to the required columnvoltages by the hardware architecture without theneed of employing the video decompression.